sub-LVDS / MIPI D-PHY / HiSPi (SLVS-400)
/ SMIA CCP2 / VESA MDDI IP License
- Camera PHY Interface IP (Advanced Process)
- Camera PHY Interface IP (Mature process)
- Camera LINK Interface IP
- Camera CIS(CMOS Image Sensor) Verilog Model IP
Camera PHY Interface IP (Advanced Process)
sub-LVDS/MIPI(D-PHY,M-PHY)/HiSPi/LVDS/SLVS(EC,400,200)
Symbol | Foundary | Symbol | Content |
---|---|---|---|
T | TSMC | Available Now | |
SA | SAMSUNG | Coming soon / In Development | |
Req | Please request |
Camera PHY Interface IP (Mature process)
sub-LVDS/MIPI(D-PHY,M-PHY)/HiSPi/LVDS/SLVS(EC,400,200)
Symbol | Foundary | Symbol | Content |
---|---|---|---|
T | TSMC | Available Now | |
U | UMC | In Development | |
S | SMIC | ||
J | TPSCo |
Cameara LINK Interface IP
sub-LVDS/MIPI(CSI2,CSI3)/HiSPi-link/SLVS(EC,400,200)-link
Cameara CIS(CMOS Image Sensor) Verilog Model IP
sub-LVDS/MIPI(CSI2,CSI3)/HiSPi/SLVS(EC,400,200)-CIS
IP Name | I/F Type |
Output Format |
Bit x ch(Lane) (bit) |
Spec | Supply Status(nm) Soft Macro |
CD12611V | sub-LVDS (Serial) |
RAW 8/10/12/14/16 | 8/10/12/14/16xN | NDA |
|
---|---|---|---|---|---|
CD12615V | sub-LVDS (Parallel) |
RAW 12/14 | 1x12/14 | NDA |
|
CD12631V | MIPI CSI2 | RAW 10/12 | 8x1/2/3/4 | NDA |
|
CD12701V | HiSPi | RAW 10/12/14/16 | 10/12/14/16x4/8 | NDA |
*) Flat Panel Display Link and BUS Serializer/Deserializer Product name is same. But the specification difference. If you need it, Please inform us from here.
*) No special NDA (Mutual Non-Disclosure Agreement) is required for the content distributed on this website. We are preparing detailed materials to be distributed after the conclusion of NDA.
If you need it, Please contact us from here.