

- Verified Operation CMOS Image Sensor for customers (November/2013)
 - **Panasonic** MN34220, MN34210, MN34041, MN34031
 - **Sony** IMX136
 - **OmniVision** OV10810, OV10633, OV14825, OV4688, OV3630
OV2715, OV2710
 - **Aptina** MT9P006, AR0331
 - **Micron(Aptina)** MI5100(MT9P001), MI1320(MT9D112)
 - **CMOSIS** CMV2000

- Delivery Item:

- 1) Standard

- Verilog Model (verilog / vcs)
- .db file
- symbol
- LVS netlist
- LEF file
- layer map file
- layout technology file
- layout Verification Report (DRC & LVS)
- layout Verification Command file
- Datasheet (This file)
- Application Note (Usage connection CIS, e.t.c.)
- Packaging and Layout Guideline
- PCB Guideline
- STA (Static Delay Analysis) Guideline

- 2) Options

- .lib file (Option)
- Hspice netlist for using board simulation (Option)
- IBIS Model (Option)
- Testing Guideline (Option)
- CL12683M4T3AM6AIC 6-mode multiple (Combo)-Transmitter IC BOST (Option)
- CL12683M4T3AM6AIC 6-mode multiple (Combo)-Transmitter Board BOST (Option)
- CL12683M4T3AM6AIC 6-mode multiple (Combo)-Transmitter Datasheet BOST (Option)
- CL12683M4T3AM6AIC 6-mode multiple (Combo)-Transmitter Verilog Model BOST (Option)
- CL12683M4T3AM6AIC 6-mode multiple (Combo)-Transmitter Verilog Test Vector BOST (Option)
- CMOS Sensor Verilog Model (Panasonic, Sony, Aptina, MIPI, etc) (Option)
- Receiver single or multiple Link-Layer (Output RAW10/12bit, YUV, RGB, etc) (Option)
- Image Signal Processing (ISP) IP (Option)
- FPGA Board (Including CL12684M4R3AM6AIC Receiver IC) (Option) T.B.D.
- CL12684M4R3AM6AIC 6-mode multiple (Combo)-Receiver IC (Option)