


Introduction

The CL12463C transmitter converts parallel 28bits (24bits of RGB data and 4bits of HSYNC, VSYNC, DE and Control) of LVCMOS parallel data into serial four LVDS data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. The CL12463C transmitter can be programmed for rising edge or falling edge clocks through a dedicated pin. At a transmit clock frequency of 85MHz, 24bits of RGB data and 4bits of LCD timing and control data (HSYNC, VSYNC, DE, Control1) are transmitted at a rate of 595Mbps per LVDS data channel. The CL12463C transmitter is an ideal means to solve EMI and cable size problems associated with wide, high-speed CMOS interfaces.

Feature

- Input Clock: 20MHz to 85MHz shift clock support
- Output Clock: 20MHz~85MHz Output Data Rate: 140Mbps~595Mbps
- Low power single 3.3V
- Clock edge programmable
- Supports VGA, SVGA, XGA, SXGA, SXGA+
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- Low Profile 56 Lead TSSOP Package
- 345mV swing LVDS devices for low EMI
- Supports 200mV Differential Amplitude Outputs
- Pin Compatible with DS90C383/385, THC63LVDM83R

Block Diagram



Pin Configuration

SS	1	●	56	TxIN4
TxIN5	2		55	TxIN3
TxIN6	3		54	TxIN2
TxIN7	4		53	GND
GND	5		52	TxIN1
TxIN8	6		51	TxIN0
TxIN9	7		50	TxIN27
TxIN10	8		49	LVDS GND
Vcc	9		48	TxOUT0-
TxIN11	10		47	TxOUT0+
TxIN12	11		46	TxOUT1-
TxIN13	12		45	TxOUT1+
GND	13		44	LVDS Vcc
TxIN14	14		43	LVDS GND
TxIN15	15		42	TxOUT2-
TxIN16	16		41	TxOUT2+
R_F	17		40	TxCLKOUT-
TxIN17	18		39	TxCLKOUT+
TxIN18	19		38	TxOUT3-
TxIN19	20		37	TxOUT3+
GND	21		36	LVDS GND
TxIN20	22		35	PLL GND
TxIN21	23		34	PLL Vcc
TxIN22	24		33	PLL GND
TxIN23	25		32	Power Down
Vcc	26		31	TxCLK IN
TxIN24	27		30	TxIN26
TxIN25	28		29	GND

CL12463C

Pin Description

Pin Name	No of Pin	I/O	Pin Description
TxIN	28	IN	LVC MOS Data Inputs
TxOUT+	4	OUT	Positive LVDS Differential Data Outputs
TxOUT-	4	OUT	Negative LVDS Differential Data Outputs
TxCLKIN	1	IN	LVC MOS Level Clock Input
TxCLKOUT+	1	OUT	Positive LVDS Differential Clock Output
TxCLKOUT-	1	OUT	Negative LVDS Differential Clock Output
Power Down	1	IN	H: Normal Operation L: Power Down (all Outputs are Hi-Z)
<u>R_F</u>	1	IN	Programmable Strobe Select H: Rising Edge, L: Falling Edge
<u>SS</u>	1	IN	Programmable Differential Amplitude Voltage Select H: 345mV, L: 200mV
Vcc / GND	3/5	IN	Power Supply/Ground Pins for LVC MOS Inputs
PLL Vcc / PLL GND	1/2	IN	Power Supply/Ground Pins for PLL
LVDS Vcc / LVDS GND	2/4	IN	Power Supply/Ground Pins for LVDS Outputs

Absolute Maximum Ratings

Supply Voltages	-0.3V to +4V
CMOS/TTL Input Voltage	-0.3V to (Vcc+0.3V)
LVDS Driver Output Voltage	-0.3V to (Vcc+0.3V)
LVDS Output Short Circuit Duration	Continuous
Junction Temperature	+150 °C
Storage Temperature	-65 °C to +150 °C
Lead Temperature (Soldering, 4sec)	+260 °C
Maximum Power Dissipation Capacity (25°C)	1.4 W

Electrical Characteristics

1. LVCMOS DC Specification

Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage		GND		0.8	
I _{PD}	Pull Down Current	R _F pin, V _{IH} =V _{CC}			100	μA
I _{IN}	Input Current	V _{IN} =V _{CC} ,GND,2.5V or 0.4V			100	μA

2. LVDS DC Specification

Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
V _{OD}	Differential Output Voltage	R _L =100 Ohm	SS=V _{CC}	250	345	450
			SS=0V	100	200	300
ΔV _{OD}	Change in V _{OD} between Complimentary Output states	R _L =100 Ohm			35	mV
V _{CM}	Common Mode Voltage		1.125	1.25	1.375	V
ΔV _{OS}	Change in V _{OS} between Complimentary Output states				35	mV
I _{os}	Output Short Circuit Current	V _{OUT} =0V,R _L =100 Ohm			-5	mA
I _{oz}	Output Tri-State Current	Power Down=0V,V _{OUT} =0V or V _{CC}			±10	μA

3. Transmitter Supply Current


Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
ICCTW	Transmitter Supply Current	R _L =100Ohm C _L =5pF Worst Case Pattern	f=65MHz		51	61
			f=85MHz		55	64
ICCTG	Transmitter Supply Current	R _L =100Ohm C _L =5pF 16Gray Scale Pattern	f=65MHz		40	54
			f=85MHz		43	57
ICCTZ		Power Down=Low			10	μA

4. Switching Characteristics

Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	min	typ	max	unit
TCIT	TxCLK IN Transition Time			5	ns
TCIP	TxCLK IN Period	7.41	T	50	
TCIH	TxCLK IN High Time	0.35T	0.5T	0.65T	
TCIL	TxCLK IN Low Time	0.35T	0.5T	0.65T	
LLHT	LVDS Low to High Transition Time		0.6	1.5	
LHLT	LVDS High to Low Transition Time		0.6	1.5	
TCCS	TxOUT Channel to Channel Skew		250		ps
TPP ₀ s	Transmitter Output Pulse Position for Bit 0,f=85MHz	-0.2	0	+0.2	ns
TPP ₁ s	Transmitter Output Pulse Position for Bit 1,f=85MHz	T/7-0.2	T/7	T/7+0.2	
TPP ₂ s	Transmitter Output Pulse Position for Bit 2,f=85MHz	2T/7-0.2	2T/7	2T/7+0.2	
TPP ₃ s	Transmitter Output Pulse Position for Bit 3,f=85MHz	3T/7-0.2	3T/7	3T/7+0.2	
TPP ₄ s	Transmitter Output Pulse Position for Bit 4,f=85MHz	4T/7-0.2	4T/7	4T/7+0.2	
TPP ₅ s	Transmitter Output Pulse Position for Bit 5,f=85MHz	5T/7-0.2	5T/7	5T/7+0.2	
TPP ₆ s	Transmitter Output Pulse Position for Bit 6,f=85MHz	6T/7-0.2	6T/7	6T/7+0.2	
TSTC	TxIN Setup to TxCLK IN	2.5			ns
THTC	TxIN Hold to TxCLK IN	0			
TCCD	TxCLK IN to TxCLK OUT Delay	3.0	3.7	5.5	
TPLLS	Transmitter Phase Lock Loop Set			10	ms
TPDD	Transmitter Power Down Delay			100	ns


Fig.1 Worst Case Test Pattern

<u>PIN Name</u>	<u>Signal</u>	<u>Signal Pattern</u>	<u>Signal Frequency</u>
TxCLK IN	DOT CLK		f
TxIN0	R0		f/16
TxIN1	R1		f/8
TxIN2	R2		f/4
TxIN3	R3		f/2
TxIN4	R4		Steady State, Low
TxIN6	R5		Steady State, Low
TxIN27	R6		Steady State, Low
TxIN5	R7		Steady State, Low
TxIN7	G0		f/16
TxIN8	G1		f/8
TxIN9	G2		f/4
TxIN12	G3		f/2
TxIN13	G4		Steady State, Low
TxIN14	G4		Steady State, Low
TxIN10	G6		Steady State, Low
TxIN11	G7		Steady State, Low
TxIN15	B0		f/16
TxIN18	B1		f/8
TxIN19	B2		f/4
TxIN20	B3		f/2
TxIN21	B4		Steady State, Low
TxIN22	B5		Steady State, Low
TxIN16	B6		Steady State, Low
TxIN17	B7		Steady State, Low
TxIN23	CNTL		Steady State, Low
TxIN24	HSYNC		Steady State, High
TxIN25	VSYNC		Steady State, High
TxIN26	DE		Steady State, High

Fig.2 16-Grayscale Test Pattern




Fig.3: LVDS Output Load




Fig.4: LVDS Transition Times




Fig.5: Input Clock Transition Times




Fig.6: Transmitter Setup/hold and Low/High Times (Falling Edge Strobe)




Fig.7: Transmitter Clock in to Clock out Delay (Falling Edge Strobe)




Fig.8: Transmitter Phase Lock Loop Setup Time




Fig.9: Seven Bits of LVDS in Once Cycle






Fig.10: Parallel LVCMOS Data Inputs Mapped to LVDS Outputs

**Fig.11: Transmitter Power Down Delay****Fig.12: Transmitter LVDS Output Pulse Position Measurement**



CL12463C

LVDS Transmitter 24bit FPD-ink 85MHz



CL12463C
XXXXXX



Modification History

Version	Date	Contents
1.00	2010 / 1 / 12	1) Block Diagram changed
0.30	2007 / 7 / 18	1) Output Clock frequency & Data rate added
0.20	2006 / 5 / 23	1) From CL12463A to CL12463C changed 2) SS Mode (200mV Amplitude) added 3) Package LOGO changed 4) Supply Current value changed 5) Maximum Dot Clock Frequency changed 6) Transition Time Changed 7) TxCLKIN Cycle Time Changed
0.10	2005 / 5 / 10	Fig.2 Modified from 16-Gray to 1024-Gray
0.00	2003 / 5 / 15	First Version