


Introduction

The CL12482D receiver converts serial five LVDS data streams data back into parallel 35bits (30bits of RGB data and 5bits of HSYNC, VSYNC, DE and Control1, Control2) of LVCMOS parallel. The CL12482D receiver can be programmed for rising edge or falling edge clocks through a dedicated pin. The CL12482D receiver is an ideal means to solve EMI and cable size problems associated with wide, high-speed LVCMOS interfaces.


Feature

- Input Clock: 20MHz~85MHz Input Data Rate: 140Mbps~595Mbps
- Output Clock: 20MHz to 85MHz shift clock support
- Low power single 3.3V
- Clock edge programmable
- Supports VGA, SVGA, XGA, SXGA, SXGA+
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- Low Profile 64 Lead TQFP Package
- 345mV swing LVDS devices for low EMI
- Supports Fail-Safe function to all input channels
- Pin Compatible with THine THC63LVD104A

Block Diagram



Pin Configuration



Pin Description

Pin Name	No of Pin	I/O	Pin Description
RxOUT	35	OUT	LVC MOS Data Outputs
RxIN+	5	IN	Positive LVDS Differential Data Inputs
RxIN-	5	IN	Negative LVDS Differential Data Inputs
RxCLKOUT	1	OUT	LVC MOS Level Clock Output
RxCLKIN+	1	IN	Positive LVDS Differential Clock Input
RxCLKIN-	1	IN	Negative LVDS Differential Clock Input
$\overline{\text{Power Down}}$	1	IN	H: Normal Operation L: Power Down (All Outputs are Hi-Z)
$\overline{\text{R_F}}$	1	IN	Programmable Strobe Select H: Rising Edge, L: Falling Edge
OE	1	IN	H: Normal Operation L: All outputs are Hi-Z
Vcc / GND	4/5	IN	Power Supply/Ground Pins for LVC MOS Inputs
PLL Vcc / PLL GND	1/1	IN	Power Supply/Ground Pins for PLL
LVDS Vcc / LVDS GND	1/1	IN	Power Supply/Ground Pins for LVDS Outputs

Control Signal Truth Table

$\overline{\text{Power Down}}$	$\overline{\text{R_F}}$	OE	RxOUT	RxCLKOUT
0	0	0	All Outputs Hi-Z	Output Hi-Z
0	0	1	All "0" Outputs	"0" Output
0	1	0	All Outputs Hi-Z	Output Hi-Z
0	1	1	All "0" Outputs	"0" Output
1	0	0	All Outputs Hi-Z	Output Hi-Z
1	0	1	All Data Outputs	Falling Edge
1	1	0	All Outputs Hi-Z	Output Hi-Z
1	1	1	All Data Outputs	Rising Edge

Absolute Maximum Ratings

Supply Voltages	-0.3V to +4V
LVC MOS Input Voltage	-0.3V to (V _{CC} +0.3V)
LVC MOS Output Voltage	-0.3V to (V _{CC} +0.3V)
LVDS Receiver Input Voltage	-0.3V to (V _{CC} +0.3V)
Junction Temperature	+150 °C
Storage Temperature	-65 °C to +150 °C
Lead Temperature (Soldering, 4sec)	+260 °C
Maximum Power Dissipation Capacity at 25°C	1.4 W

Electrical Characteristics
1. LVC MOS DC Specification

 V_{CC}=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage		GND		0.8	
I _{IN}	Input Current	V _{IN} =V _{CC} , GND, 2.5V or 0.4V		±5.1	±10	μA
V _{OH}	High Level Output Voltage	I _{OH} =-0.4mA	2.4			V
V _{OL}	Low Level Output Voltage	I _{OL} =12mA			0.8	

2. LVDS DC Specification

 V_{CC}=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
V _{TH}	Differential Input High Threshold	V _{CM} =+1.2V			100	mV
V _{TL}	Differential Input Low Threshold		-100			
I _{IN}	Input Current	0V ≤ V _{IN} ≤ V _{CC}			±10	μA

3. Receiver Supply Current

 V_{CC}=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions		min	typ	max	unit
ICCRW	Receiver Supply Current	C _L =8pF Worst Case Pattern	f=65MHz		73	94	mA
			f=85MHz		83	96	
C _L =5pF 16Gray Scale Pattern		f=65MHz		40	54		
		f=85MHz		52	64		
ICCRZ		Power Down=Low				10	μA

4. Switching Characteristics
 $V_{cc}=3.0V$ to $3.6V$ $T_a=-10^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	min	typ	max	unit
RCOP	RxCLK OUT Period	7.41	T	50	ns
RCOH	RxCLK OUT High Time		T/2		
RCOL	RxCLK OUT Low Time		T/2		
CLHT	LVC MOS Low to High Transition Time		1	3	
CHLT	LVC MOS High to Low Transition Time		1	3	
RSP _{os0}	Receiver Input Strobe Position for Bit 0	-0.5	0	+0.5	ns
RSP _{os1}	Receiver Input Strobe Position for Bit 1	T/7-0.5	T/7	T/7+0.5	
RSP _{os2}	Receiver Input Strobe Position for Bit 2	2T/7-0.5	2T/7	2T/7+0.5	
RSP _{os3}	Receiver Input Strobe Position for Bit 3	3T/7-0.5	3T/7	3T/7+0.5	
RSP _{os4}	Receiver Input Strobe Position for Bit 4	4T/7-0.5	4T/7	4T/7+0.5	
RSP _{os5}	Receiver Input Strobe Position for Bit 5	5T/7-0.5	5T/7	5T/7+0.5	
RSP _{os6}	Receiver Input Strobe Position for Bit 6	6T/7-0.5	6T/7	6T/7+0.5	
RSRC	RxOUT Setup to RxCLK OUT		T/2-2.5		ns
RHRC	RxOUT Hold to RxCLK OUT		T/2-2.5		
RCCD	RxCLK IN to RxCLK OUT Delay		4T/7		
RPLLS	Receiver Phase Lock Loop Set			10	ms
RPDD	Receiver Power Down Delay			1	us

Fail-Safe Function

The CL12482C/D receiver output "high" when the differential inputs is :

- 1) Open
- 2) Undriven and Shorted
- 3) Undriven and Terminated




Fig.1 Worst Case Test Pattern




Fig.2 “1024-Grayscale” Test Pattern




Fig.3: LVC MOS Output Load




Fig.4: LVC MOS Output Transition Times




Fig.5: Receiver Setup/Hold and Low/High Times




Fig.6: Receiver Clock in to Clock out Delay




Fig.7: Receiver Phase Lock Loop Setup Time




Fig.8: Parallel LVC MOS Data Inputs Mapped to LVDS Outputs




Fig.9: Receiver Power Down Delay





Fig.10: Receiver LVDS Input Strobe Position



Modification History

Version	Date	Contents
1.00	2010 / 1 / 12	1) Block Diagram changed
0.40	2007 / 7 / 18	1) Input Clock frequency & Data rate added
0.30	2006 / 7 / 25	1) From CL12482C/D to CL12482D changed
0.20	2006 / 5 / 23	1) From CL12482A to CL12482C/D changed 2) Fail-Safe Function added 3) Package LOGO changed 4) Supply Current value changed 5) Maximum Dot Clock Frequency changed 6) IOL value changed for Changing Frequency 7) The output Rising/Falling Time value changed 8) RxCLK OUT Cycle Time Changed
0.10	2005 / 5 / 10	Fig.2 Modified from 16-Gray to 1024-Gray
0.00	2004 / 4 / 27	First Version